74HC Datasheet, 74HC PDF, 74HC Data sheet, 74HC manual, 74HC pdf, 74HC, datenblatt, Electronics 74HC, alldatasheet, free. 74HC,TC74HCAP, CMOS quad S-R latch by Toshiba,Download Toshiba TC74HCAP datasheet. SN74LSA. (ACTIVE) Quad /S-/R latches. Datasheet ( KB). Description click to collapse contents. The ‘ offers 4 basic S\-R\ flip-flop latches in one.

Author: Shakarisar Zulukazahn
Country: Slovenia
Language: English (Spanish)
Genre: Video
Published (Last): 19 June 2006
Pages: 261
PDF File Size: 13.14 Mb
ePub File Size: 4.85 Mb
ISBN: 606-3-56723-607-8
Downloads: 48137
Price: Free* [*Free Regsitration Required]
Uploader: Tozilkree

Why does this work?

Sign up or log in Sign up using Google. I am working on a circuit where I need to hold a few signals until my MCU reads them. Is there a reason why you have to use the fewest ICs? EDIT datsaheet to clarify a few points in the design: Never say you are nobody!

Tony EE rocketscientist Datashedt you may then want to consider another alternative. If you look at the truth table of CD Backup question maybe deserving its own question: Post as a guest Name. On top of that, when I will get into power-optimization for datzsheet MCU I may end up having to choose between keeping the interrupts alive or saving power. By clicking “Post Your Answer”, you acknowledge that you have read our updated terms of serviceprivacy policy and cookie policyand that your continued use of the website is subject to these policies.

74HC Datasheet catalog

OTOH, you might way to use the common enable in the CD to implement the solution you’re looking for. See line 1 datazheet the question, it suggests the OP’s considered that.

SNN simply has all of its reset inputs internally connected. The CD is indeed the one I have in the design now. Any way, take into account that the SNN has been obsolete for 25 years, its not a good idea to even 74hv279 that part for a new design.

You might way to use the common enable in the CD to implement the solution you’re looking for. Zio Stampella 8 3. I had a sync. The way I plan to implement it the MCU could well stay sleeping all the day, until the measurements are taken and the SR reset.


Thank you all for your help! Following up my previous comment: You matter to me!

74HC279 Datasheet and 74HC279 manual

You will then need pull-ups on every output instead of pull-downs, so just use the pull-ups of the MCU inputs by configuring it accordingly. Hi, thanks for the reply!

Looks like an SR is my only choice here, but my brain is just a drop of the ocean. In this scenario a common reset channel on the IC would help maximizing the numbers of available latches in the same footprint and make the circuit more elegant and simple. Is the enable line capable of effectively “resetting” the latches? As far as possible I want to keep it digital and without any high frequency line anywhere or, better said, well confined in their own “realm”: Comments like these are one of the datasheer reasons for which I regret skipping all the theory in the electronic classes and being in the first line only when there was the risk to toast stuff.

74hc2779 a good chance that quiescent current added to the system by an extra logic IC would be greater than the current consumed by the MCU waking up and executing a handful of instructions. You can derive a similar deduction datasheet CD But you all know how it works Given the available info, this is probably the correct answer. Thanks for the reply.

Email Required, but never shown. The most complex part by design datxsheet planned to be the MCU. I want to keep it flexible, both capability and power-usage wise and this requires balance.

While not the ideal for the approach here dtaasheet, cheap and reliable circuit, with only the MCU as “critical complexity”I believe that your comment may deserve an answer by itself for posterity.


Basically the MCU would read these lines at regular intervals minutes?

M74HC279 Datasheet PDF

I would disagree, but I may be missing the picture here. Any suggestion on how to implement this otherwise? For this reason is important that the circuit is able to record a state change even if brief without any clock or external intervention. By using our site, you acknowledge that you have read 74nc279 understand datasheeet Cookie PolicyPrivacy Policyand our Terms of Service.

Sourcing it could be really troublesome. Yeah, looked at the D and JK logic, but that would require providing clock and wouldn’t be an “unattended” design as I plan to implement. For this to work you need a pull-down resistor on every output. The reason why I was looking at concentrating everything in Hex Latches instead of Quad Latches was to reduce the IC count and, with this, to have a cleaner design of the traces.


74HC datasheet, 74HC datasheets, manuals for 74HC electornic semiconductor part

Can’t yet wrap my head around applying a D or JK that way. No system this complex has shown up on this site. Path-wise, the design difference wouldn’t look enormous, but would still be an improvement: While this is not a huge problem to solve and still match my requirements, the resulting design is not as clear as it would be with a single 47hc279 and the density is lower, requiring me to use more ICs.

Most MCUs inputs can’t be configured with internal pull-downs, only with pull-ups. I have toyed briefly with the possibility to use the Enable line, but was not sure if it would have cleared the latched states. On processors such as the Atmel AVR that power is in the single microamp region – the clock doesn’t need to be running.