The Advanced Microcontroller Bus Architecture (AMBA) specification defines an on-chip Even though the arbitration protocol is fixed, any arbitration algorithm. The ARM Advanced Microcontroller Bus Architecture (AMBA) is an open- standard, on-chip In the AMBA 4 specifications were introduced starting with AMBA 4 AXI4, AHB is a bus protocol introduced in Advanced Microcontroller Bus. Following diagram (reference from the AMBA spec) illustrates a traditional AMBA based SOC design that uses the AHB (Advanced High.

Author: Mojin Arasho
Country: Lesotho
Language: English (Spanish)
Genre: Politics
Published (Last): 16 November 2009
Pages: 112
PDF File Size: 17.9 Mb
ePub File Size: 5.81 Mb
ISBN: 579-1-98998-529-9
Downloads: 39951
Price: Free* [*Free Regsitration Required]
Uploader: Nilkree

The AMBA specification defines an on-chip communications standard for designing high-performance embedded microcontrollers. This subset simplifies the design for a bus with a single master.

Advanced Microcontroller Bus Architecture – Wikipedia

APB is designed for low bandwidth control accesses, for example register interfaces on system peripherals. Access to the target device is controlled through a MUX non-tristatethereby admitting bus-access to one bus-master at a time.


Interfaces are listed by their speed in the roughly ascending order, so the interface at the end of each section should be the fastest. This page was last edited on 28 Novemberat specificqtion AMBA is a solution for the blocks to interface with each other. An important aspect of a SoC is not only which components or blocks it houses, but also how they interconnect.

The timing aspects and the voltage levels on the bus are not dictated by the specifications. Views Read Edit View history.

From Wikipedia, the free encyclopedia. Technical and de facto standards for wired computer buses. Since its inception, the scope of AMBA has, despite its name, gone far beyond microcontroller devices.

A simple transaction on the AHB consists of an address phase and a subsequent data phase without wait states: By using this site, you agree to the Prktocol of Use and Privacy Policy. Computer buses System on a chip. This bus has an address and data phase similar to AHB, but a much reduced, low complexity signal list for example no bursts.


AXIthe third generation of AMBA interface defined in the AMBA 3 specification, is targeted at high performance, high clock frequency system designs and includes features that make it suitable for high speed sub-micrometer interconnect:.

Specofication from ” https: These protocols are today the de facto standard for embedded processor bus architectures because they are well documented and can be used without royalties.

It is supported by ARM Limited with wide cross-industry participation. It facilitates development of multi-processor designs with large numbers of controllers and peripherals with a bus architecture.